

GHIDRA FAULT EMULATION



About me and the team



SONY

- Independent contractor mostly working for Sony
- Specializing in side-channel analysis, fault attacks, crypto...
- >10 year of industrial experience, PhD
- Sony security team has +10 people to perform internal products analysis
- We work with devices and services (applications)
- The team is spread over the globe


Agenda

- Introduction and reasoning
- ARCV2 Ghidra support
- AES-128 ARCV2 Emulation
- AES-128 Fault Injection
- Conclusions

Introduction and reasoning

Start with Faults




- Faults are physical stresses (EM pulse or power glitch) that skip instruction, modify data, or cause another effect that can be used by an attacker
- ESP32 was intensively attacked by different people
 - Fault to bypass secure boot
 - Fault to bypass encryption process
 - Fault to read an encryption key from the OTP
- NRF52
- STM32
- and many other devices were reported to be vulnerable to faults



Project Objectives

- Often, we need to execute parts of the code when a device is not accessible (still in production or for other reasons)
- We needed a tool:
 - To emulate **fault injection**
 - To perform **code fuzzing**
 - To perform other analyses (RE, API calls, countermeasures check, etc.)
- Tool requirements:
 - Adding a new instruction set must be feasible (ARCV2)
 - A tool shall be used by people of different expertise

Tools Selection

	Ghidra 	Radare2 	QEMU 
Support emulation	+	+	+
Complexity to add new CPU	+	+/-	+/-
User-friendliness	+	+/-	+/-
Performance	+/-	+/-	+
Other functionality (RE, disassembly,...)	+	+	+/-

The selection was made by implementing some instructions for ARCV2

Ghidra

Ghidra is a reverse-engineering tool developed by NSA and released to public (and open source) usage:

- Ghidra has similar functionality as IDA Pro
- Open source with various features
- Integrates disassembly, decompiler and emulation facilities

Ghidra competes with **IDA Pro**, **radare2** and other reverse-engineering tools.

Adding ARCV2

ARCV2 Where to Find

- In my practice, I encountered twice with ARCV2 devices that were difficult to analyse due to a lack of tools:
 - This year IDA released ARCV2 decompilation (available as a separate module)
- ARCV2 CPUs are mainly used in special-purpose devices
 - STAR1000P NVMe solid state drive (SSD) controller
 - Arbe Phoenix High-Resolution Imaging Radar chipset
- ... but also can be found in IoT/general microcontrollers:
 - EM9304 - for Bluetooth 5.0 low energy enabled products
 - PLS10 ultra-low power integrated general-purpose MCU

Current State-of-the Art

- Nicolas IOOSS implemented ARCompact support for Ghidra
- Unfortunately, ARCompact is extremely different from ARCompact



ARCompact is different from ARCompactv2

ARCompact

- Different instructions

ABSS

Absolute with Saturation

ADDSDW

Signed Add with Saturation Dual Word

- Different Auxiliary registers

ARCompactv2

- Different instructions

AEX

Function

Swap contents of an auxiliary register with a core register.

ENTER_S


Function

Function Prolog Sequence


- Different Auxiliary registers

0x38	Saved Normal Kernel Stack Pointer, AUX_KERNEL_SP	normal kernel stack swap register
0x39	Saved Secure User Stack Pointer, AUX_SEC_U_SP	Secure user stack swap register
0x3A	Saved Secure Kernel Stack Pointer, AUX_SEC_K_SP	Secure kernel stack swap register
0x3B	Saved Shadow Normal Stack Pointer, AUX_NSEC_SP	Saved shadow stack pointer register

How Ghidra Works




Load a file
in Ghidra




Raw binary file: .elf, .exe, ...

Ghidra interprets the bytes into instructions
Instructions into a decompiled C-code

How Ghidra Works



Load a file
in Ghidra



Ghidra interprets the bytes into instructions
Instructions into a decompiled C-code

Raw binary file: .elf, .exe, ...

```


define token instr16 (16)
F16_MAJOR_OPCODE = (11, 15)
f16_b      = (8, 10)
f16_c     = (5, 7)
f16_i    = (3, 4)
f16_u    = (0, 2);

attach variables [f16_b f16_c] [r0 r1 r2 r3 r12 r13 r14 r15];

with : F16_MAJOR_OPCODE = 0xb01101 {
    :add_s f16_c, f16_b, f16_u is f16_i = 0xb00 & f16_b & f16_c
    & f16_u{
        f16_c = f16_b + f16_u;
    }
}
    
```

SLEIGH is
used
to describe
instructions

Ghidra ARCV2 Example



← The way instructions are encoded

Syntax:

- ADD_S c, b, u3
- SUB_S c, b, u3
- ASL_S c, b, u3
- ASR_S c, b, u3

← Possible instructions to encode


Table 9-3 16-Bit, ADD/SUB Register-Immediate

Sub-opcode i field (2 bits)	Instruction	Operation	Description
0x00	ADD_S	$c \leftarrow b + u3$	Add
0x01	SUB_S	$c \leftarrow b - u3$	Subtract
0x02	ASL_S	$c \leftarrow b \text{ asl } u3$	Multiple arithmetic shift left
0x03	ASR_S	$c \leftarrow b \text{ asr } u3$	Multiple arithmetic shift right

← Sub-opcode that define instructions


Ghidra ARCV2 Example

```
define token instr16 (16)
  F16_MAJOR_OPCODE = (11, 15)
  f16_b             = (8, 10)
  f16_c             = (5,7)
  f16_i             = (3,4)
  f16_u             = (0,2);
```




Ghidra ARCV2 Example

```
define token instr16 (16)
  F16_MAJOR_OPCODE = (11, 15)
  f16_b             = (8, 10)
  f16_c             = (5,7)
  f16_i             = (3,4)
  f16_u             = (0,2);
attach variables [f16_b f16_c] [r0 r1 r2 r3 r12 r13 r14 r15];
```



Ghidra ARCV2 Example

```
define token instr16 (16)
  F16_MAJOR_OPCODE = (11, 15)
  f16_b             = (8, 10)
  f16_c             = (5,7)
  f16_i             = (3,4)
  f16_u             = (0,2);
```




```
attach variables [f16_b f16_c] [r0 r1 r2 r3 r12 r13 r14 r15];
```

```
with : F16_MAJOR_OPCODE = 0b01101 {
  :add_s f16_c, f16_b, f16_u is f16_i = 0b00 & f16_b & f16_c & f16_u{
    f16_c = f16_b + f16_u;
  }

  :asl_s f16_c, f16_b, f16_u is f16_i = 0b10 & f16_b & f16_c & f16_u{
    f16_c = f16_b << f16_u;
  }
}
```

Ghidra ARCV2 Example

```
define token instr16 (16)
  F16_MAJOR_OPCODE = (11, 15)
  f16_b             = (8, 10)
  f16_c             = (5,7)
  f16_i             = (3,4)
  f16_u             = (0,2);
```




```
attach variables [f16_b f16_c] [r0 r1 r2 r3 r12 r13 r14 r15];
```


```
with : F16_MAJOR_OPCODE = 0b01101 {
  :add_s f16_c, f16_b, f16_u is f16_i = 0b00 & f16_b & f16_c & f16_u{...}
  :asl_s f16_c, f16_b, f16_u is f16_i = 0b10 & f16_b & f16_c & f16_u{...}
}
```

```
0x6BA1 = 0b0110101110100001 shall disassemble in add_s r13, r3, #0x1
F16_MAJOR_OPCODE = (11, 15) -> 01101 Major opcode
f16_b             = (8, 10)   -> 011 Register #3 - r3
f16_c             = (5,7)    -> 101 Register #5 - r13
f16_i             = (3,4)    -> 00 Major opcode + this value gives add_s
f16_u             = (0,2)    -> 001 Immediate value 1
```


How Ghidra Works



Load a file
in Ghidra




Raw binary file: .elf, .exe, ...




0110101110100001


How Ghidra Works



Load a file
in Ghidra



Raw binary file: .elf, .exe, ...




0110101110100001

ADD_S c, b, u3 01101bbbccc00uuu



```

: add_s f16_c, f16_b, f16_u is ... {
  f16_c = f16_b + f16_u;
}
    
```

How Ghidra Works



Raw binary file: .elf, .exe, ...




Ghidra ARCV2 Example


- Ghidra ARCV2 ISA support includes more than 5500 lines of code:
 - 380 Sleigh-described instructions (to improve emulation speed, one instruction can have more than one description)
- The ARCV2 support can be found here:
<https://github.com/korkikian/ARCV2>
- Please, keep in mind that this is a work in progress, perhaps some instructions or corner cases are not correctly supported:
 - F32_EXT5 class is not supported (DSP mostly)
 - F32_APEX class is only disassembled (those instructions can be customized)

Emulating ARChv2 Binary

How Ghidra Emulation Works




Load a file
in Ghidra




Use Ghidra API

Raw binary file: .elf, .exe, ...




A script file that steps through the instructions to emulate the code

How Ghidra Emulation Works



Load a file in Ghidra



Use Ghidra API

Raw binary file: .elf, .exe, ...

```

95 #start emulation
96 for instId in range(max_num_instructions):
97     executionAddress = emulator.getExecutionAddress()
98     if executionAddress in addresses_to_skip:
99         print('Skip ({} | {}).format(inst_id, executionAddress)')
100     nextInstAddr = getInstructions(executionAddress).next()
101     emulator.writeRegister(emulator.getPCRegister(),
102                          nextInstAddr)
103     continue
104 success = emulator.stop(monitor)
105
106 logfile.write('\n{:6d} (:{80s}): (:{50s})\n'.format(inst_
107
108 if success == False:
109     logfile.write('Crash')
110     print('Crash at (:{6d} (:{80s}): (:{50s})\n'.format(
111
112
113 if if_print_stack:
114     #Read current stack pointer value
115     loc_sp = emulator.readRegister('RSP')
116
117     #Read memory around the current stack pointer
118     start_sp = (loc_sp & 0xFFFFFFF) - displayed_sp_
119     end_sp = (loc_sp & 0xFFFFFFF) + displayed_sp_
    
```

```

ram:00003c6: add_s r13,r3,0x1
    
```

STACK

00806B20:	00000000	00000000	c0010000	d8010000	
00806B30:	20580000	30000000	0c010000	babaedfe		.X.0.....

GP

00804000:	02000001	03000000	00000000	00000000	
-----------	----------	----------	----------	----------	--	-------


CPU context

r0 = 00000033	r1 = 00005850	r2 = 00000000	r3 = 00804030
r4 = 00000000	r5 = 00000000	r6 = 00000000	r7 = 00000000
r8 = 00000000	r9 = 00000000	r10 = 00000000	r11 = 00000000
r12 = 00000000	r13 = 00804031 (new) - 00804000 (old)	r14 = 00005820	r15 = 00005818
r16 = 00000030	sp = 00806B34	gp = 00804000	fp = 00806B38

A script file that steps through the instructions to emulate the code


Emulating ARCV2 Binary

- AES-128 cryptographic algorithm with an embedded key (white-box protection) and a constant plaintext was used for this presentation
- The AES-128 code can be compiled for any CPU (x64 example below)



```
Windows PowerShell x Anaconda x
PS E:\AES_WBC> .\aes.exe
B7 C3 92 1E 8D 70 CA 69 A8 D8 D0 26 59 B4 E3 A6
PS E:\AES_WBC> |
```

- The same code was compiled for ARCV2



```
C aes.c x
D:\> Projects > WBC > Affine WBC > Working > C aes.c > ...
131
132 void Cipher_uint8(const uint8_t ptext_uint8[16], uint8_t ctext_uint8[16])
133 {
134     uint32_t ptext_uint32[4];
135     uint32_t ctext_uint32[4];
136
137     /*Transform an array of 16s bytes to array of four 32bits words*/
138     ConvertTo_uint32(ptext_uint8, ptext_uint32);
139
140     /*Cipher a transformed value of plaintext - get ciphertext_local_comp (
141     Cipher_uint32(ptext_uint32, ctext_uint32);
142
143     /*Transform to array of bytes*/
144     ConvertTo_uint8(ctext_uint32, ctext_uint8);
145 }
146
147 void TestEncryption()
148 {
149     uint8_t ptext_uint8[16] = {0x32, 0x43, 0xf6, 0xa8, 0x88, 0x5a, 0x30, 0
150     uint8_t ctext_uint8[16];
151
152     Cipher_uint8(ptext_uint8, ctext_uint8);
153
154     for (uint32_t i=0; i<16; i++)
155         printf("%02X ", ctext_uint8[i]);
156
157     printf("\n");
158 }
159
Ln 1, Col 1 Tab Size: 4 UT
```

AES-128 ARChv2 Disassembly

The screenshot displays a debugger interface with two main windows. The left window, titled 'Listing: testobj.o', shows the ARChv2 disassembly of the `TestEncryption` function. The right window, titled 'Decompiler: TestEncryption - testobj.o', shows the corresponding C code decompiled from the binary. A blue box highlights the disassembly, and a green box highlights the decompiled code. Arrows point from the labels 'ARChv2 disassembly' and 'Binary decompilation' to their respective boxes.

```
Listing: testobj.o
void __RETURN__
uint8_t Stac_ctext_uint8 XREF:ram:80...
uint8_t Stac_ptext_uint8
TestEncryption XREF:Entry Point(-
main:8000006_
.debug_frame_
enter_s {r13,blink}
_0368 e2 c2 sub_s sp,0x20
_036a a8 c1 sub_s sp,0x20
_036c 10 da mov_s r2,0x10
_036e c3 41 00 80 d4 2a mov_s r1=>DAT_ram_80002ad4,0x8000...
_0374 83 40 mov_s r0,sp
_0376 aa 0f 40 00 bl memcpy
_037a 84 c1 add_s r1,sp,0x10
_037c 83 40 mov_s r0,sp
_037e ad 70 mov_s r13,0x0
_0380 ca 0f cf ff bl Cipher_uint8

Decompiler: TestEncryption - testobj.o
2 void TestEncryption(void)
3
4 {
5     int iVar1;
6     uint8_t ptext_uint8 [16];
7     uint8_t ctext_uint8 [16];
8
9     memcpy(ptext_uint8,&DAT_ram_80002ad4,0x10);
10    iVar1 = 0;
11    Cipher_uint8(ptext_uint8,ctext_uint8);
12    do {
13        printf("%02X ",(uint)ctext_uint8[iVar1]);
14        iVar1 = iVar1 + 1;
15    } while (iVar1 != 0x10);
16    printf("\n");
17    return;
18 }
```

ARChv2 disassembly

Binary decompilation

AES-128 ARChv2 Disassembly

```
146
147 void TestEncryption()
148 {
149     uint8_t ptext_uint8[16] = {0x32, 0x43, 0xf6, 0xa8, 0x88, 0x5a, 0x30, 0x...
150     uint8_t ctext_uint8[16];
151
152     Cipher_uint8(ptext_uint8, ctext_uint8);
153
154     for (uint32_t i=0; i<16; i++)
155         printf("%02X ", ctext_uint8[i]);
156
157     printf("\n");
158 }
159
```

```
1
2 void TestEncryption(void)
3
4 {
5     int iVar1;
6     uint8_t ptext_uint8 [16];
7     uint8_t ctext_uint8 [16];
8
9     memcpy(ptext_uint8, &DAT_ram_80002ad4, 0x10);
10    iVar1 = 0;
11    Cipher_uint8(ptext_uint8, ctext_uint8);
12    do {
13        printf("%02X ", (uint) ctext_uint8[iVar1]);
14        iVar1 = iVar1 + 1;
15    } while (iVar1 != 0x10);
16    printf("\n");
17    return;
18 }
19
```


- Ghidra decompilation looks alike with the initial C code
- Decompilation is achieved when the instructions are correctly described with Sleigh
- Complex instructions are more difficult to decompile, so optimise instructions as much as possible

AES-128 ARCV2 Emulation

- A python script that sets the initial CPU state:
 - Set stack pointer, program counter and registers
 - Initialize memory if needed
 - Define success conditions
- Then step by step execute disassembled instructions

```
for inst_id in range(max_num_instructions):  
    executionAddress = emuHelper.getExecutionAddress()  
    success = emuHelper.step(monitor)  
    # Read CPU registers, memory, and perform other operations
```
- A script controls CPU registers and memory content at any emulation step

AES-128 ARChv2 Emulation



Our emulation starts from here (executed instruction ID is 0)
Entry to the function (next slide shows instruction emulation)

AES-128 ARChv2 Emulation

0 ram:80000368: enter_s {r13,blink}

Stack

1FFFFFFA0:	00000000	00000000	00000000	00000000	
1FFFFFFB0:	00000000	00000000	00000000	00000000	
1FFFFFFC0:	00000000	00000000	00000000	00000000	
1FFFFFFD0:	00000000	00000000	00000000	00000000	
1FFFFFFE0:	00000000	00000000	00000000	00000000	
1FFFFFFF0:	00000000	00000000	efbeadde	*babaedfe*	

Instruction at the current address

r0 = 00000000 r1 = 00000000 r2 = 00000000 r3 = 00000000
r4 = 00000000 r5 = 00000000 r6 = 00000000 r7 = 00000000
r8 = 00000000 r9 = 00000000 r10 = 00000000 r11 = 00000000
r12 = 00000000 r13 = FEEDBABA r14 = 00000000 r15 = 00000000
r16 = 00000000 sp = 1FFFFFFF8 (new) - 20000000 (old)
blink = DEADBEEF
C = 00000000 V = 00000000 N = 00000000 Z = 00000000
...

AES-128 ARCV2 Emulation

0 ram:80000368: enter_s {r13,blink}

Stack

1FFFFFFA0:	00000000	00000000	00000000	00000000	
1FFFFFFB0:	00000000	00000000	00000000	00000000	
1FFFFFFC0:	00000000	00000000	00000000	00000000	
1FFFFFFD0:	00000000	00000000	00000000	00000000	
1FFFFFFE0:	00000000	00000000	00000000	00000000	
1FFFFFFF0:	00000000	00000000	efbeadde	*babaedfe*	

CPU stack

r0 = 00000000 r1 = 00000000 r2 = 00000000 r3 = 00000000
 r4 = 00000000 r5 = 00000000 r6 = 00000000 r7 = 00000000
 r8 = 00000000 r9 = 00000000 r10 = 00000000 r11 = 00000000
 r12 = 00000000 r13 = FEEDBABA r14 = 00000000 r15 = 00000000
 r16 = 00000000 sp = 1FFFFFF8 (new) - 20000000 (old)
 blink = DEADBEEF
 C = 00000000 V = 00000000 N = 00000000 Z = 00000000
 ...

AES-128 ARCh2 Emulation


0 ram:80000368: enter_s {r13,blink}

Stack

1FFFFFFA0:	00000000	00000000	00000000	00000000	
1FFFFFFB0:	00000000	00000000	00000000	00000000	
1FFFFFFC0:	00000000	00000000	00000000	00000000	
1FFFFFFD0:	00000000	00000000	00000000	00000000	
1FFFFFFE0:	00000000	00000000	00000000	00000000	
1FFFFFFF0:	00000000	00000000	efbeadde	*babaedfe*	

CPU registers

r0 = 00000000	r1 = 00000000	r2 = 00000000	r3 = 00000000
r4 = 00000000	r5 = 00000000	r6 = 00000000	r7 = 00000000
r8 = 00000000	r9 = 00000000	r10 = 00000000	r11 = 00000000
r12 = 00000000	r13 = FEEDBABA	r14 = 00000000	r15 = 00000000
r16 = 00000000	sp = 1FFFFFF8 (new) - 20000000 (old)		
blink = DEADBEEF			
C = 00000000	V = 00000000	N = 00000000	Z = 00000000
...			



AES-128 ARChv2 Emulation

0 ram:80000368: enter_s {r13,blink}

Stack

1FFFFFFA0:	00000000	00000000	00000000	00000000	
1FFFFFFB0:	00000000	00000000	00000000	00000000	
1FFFFFFC0:	00000000	00000000	00000000	00000000	
1FFFFFFD0:	00000000	00000000	00000000	00000000	
1FFFFFFE0:	00000000	00000000	00000000	00000000	
1FFFFFFF0:	00000000	00000000	efbeadde	*babaedfe*	

r0 = 00000000	r1 = 00000000	r2 = 00000000	r3 = 00000000
r4 = 00000000	r5 = 00000000	r6 = 00000000	r7 = 00000000
r8 = 00000000	r9 = 00000000	r10 = 00000000	r11 = 00000000
r12 = 00000000	r13 = FEEDBABA	r14 = 00000000	r15 = 00000000
r16 = 00000000	sp = 1FFFFFF8 (new) - 20000000 (old)		
blink = DEADBEEF			
C = 00000000	V = 00000000	N = 00000000	Z = 00000000
...			

Registers used by the current instruction

AES-128 ARChv2 Emulation

109 ram:80000348: enter_s {r13,blink}

Stack

1FFFFFFA0:	00000000	00000000	00000000	00000000	
1FFFFFFB0:	00000000	00000000	00000000	00000000	
1FFFFFFC0:	00000000	00000000	00000000	00000000	
1FFFFFFD0:	84030080	00000000	3143f6a8	885a308d	1C...Z0.
1FFFFFFE0:	313198a2	e0370734	00000000	00000000		11...7.4.....
1FFFFFFF0:	00000000	00000000	efbeadde	babaedfe	

Plaintext to encrypt

CPU context

r0 = 1FFFFFFD8	r1 = 1FFFFFFE8	r2 = 00000000	r3 = 1FFFFFFE8
r4 = 00000000	r5 = 00000000	r6 = 00000000	r7 = 00000000
r8 = 00000000	r9 = 00000000	r10 = 00000000	r11 = 00000000
r12 = 00000034	r13 = 00000000	r14 = 00000000	r15 = 00000000
r16 = 00000000	sp = 1FFFFFFD0 (new) - 1FFFFFFD8 (old)		
blink = 80000384			
C = 00000000	V = 00000000	N = 00000000	Z = 00000001

...

AES-128 ARChv2 Emulation

109 ram:80000348: enter_s {r13,blink}

Stack

1FFFFFFA0:	00000000	00000000	00000000	00000000	
1FFFFFFB0:	00000000	00000000	00000000	00000000	
1FFFFFFC0:	00000000	00000000	00000000	00000000	
1FFFFFFD0:	84030080	00000000	3143f6a8	885a308d	1C...Z0.
1FFFFFFE0:	313198a2	e0370734	00000000	00000000		11...7.4.....
1FFFFFFF0:	00000000	00000000	efbeadde	babaedfe	

Plaintext to encrypt

CPU context

r0 = 1FFFFFFD8	r1 = 1FFFFFFE8	r2 = 00000000	r3 = 1FFFFFFE8
r4 = 00000000	r5 = 00000000	r6 = 00000000	r7 = 00000000
r8 = 00000000	r9 = 00000000	r10 = 00000000	r11 = 00000000
r12 = 00000034	r13 = 00000000	r14 = 00000000	r15 = 00000000
r16 = 00000000	sp = 1FFFFFFD0 (new) - 1FFFFFFD8 (old)		
blink = 80000384			
C = 00000000	V = 00000000	N = 00000000	Z = 00000001

...

AES-128 ARCV2 Emulation

The screenshot displays the CodeBrowser interface for the file `CodeBrowser-LR1110_ROM\asphyr.elf`. The main window shows assembly code for the `enter_s` function, with the instruction `leave_s {r13,blink,pcl}` highlighted at address `0366c2c6`. A console window at the bottom shows the execution of `arc_wbc_analysis.py`, which outputs the following ciphertext:

```
Ciphertext
B7 8D A8 59
C3 70 D8 B4
92 CA D0 E3
1E 69 26 A6
arc_wbc_analysis.py> Finished!
```

A black arrow points from the console output to the text "Ciphertext taken from a stack".

Continue emulation until we get the ciphertext

Ciphertext taken from a stack

AES-128 ARCV2 Emulation


1446 ram:80000366: leave_s {r13,blink,pcl}

Stack

1FFFFFFA0:	5c030080	e8ffff1f	00000000	e8ffff1f		
1FFFFFFB0:	a8f64331	8d305a88	a2983131	340737e0		..C1.0Z...114.7.
1FFFFFFC0:	1e92c3b7	69ca708d	26d0d8a8	a6e3b459	i.p.....Y
1FFFFFFD0:	84030080	00000000	3143f6a8	885a308d	1C...Z0.
1FFFFFFE0:	313198a2	e0370734	b7c3921e	8d70ca69		11...7.4.....p.i
1FFFFFFF0:	a8d8d026	59b4e3a6	efbeadde	babaedfe	Y.....

```

r0 = 1FFFFFFC0 r1 = 1FFFFFFE8 r2 = 00000004 r3 = 59B4E3A6
r4 = 2F2F715E r5 = C65197C6 r6 = 00000001 r7 = 00000096
r8 = 00000000 r9 = 00000000 r10 = 00000000 r11 = 00000000
r12 = 1FFFFFFF4 r13 = 00000000 (new) - 1FFFFFFE8 (old) r14 = 00000000 r15 = 00000000
r16 = 00000000 sp = 1FFFFFFD8 (new) - 1FFFFFFD0 (old)
blink = 80000384 (new) - 80000364 (old)
C = 00000000 V = 00000000 N = 00000000 Z = 00000001
    
```



Fault Injection Into AES-128


ARCv2

Attacks on White-Box Crypto

- White-Box Cryptography mathematically hides the master key into the operations/tables
- Three types of attacks are possible:
 - Differential Fault Attacks (emulation or instrumentation)
 - Reverse engineering + mathematical attacks (collisions and others)
 - Differential Computation Analysis – side-channels for WBC (emulation or instrumentation)

Attacks on White-Box Crypto

- WBC can not change AES structure: Sbox, ShiftRows and MixColumn are present in the code
- One byte before the last MixColumn operation is the simplest fault attack



State-of-the-Art Tools for WBC



Side-Channel Marvels

SCA-related projects

- Dynamic binary instrumentation (Intel PIN, Valgrind)
- One of the most popular tools (Philippe Teuwen)

 [Riscure / FiSim](#) Public

Unboxing the White-Box

Practical attacks against Obfuscated Ciphers

Eloi Sanfelix
eloj@riscure.com

Cristofaro Mune
cristofaro@riscure.com

Job de Haas
job@riscure.com

- Qemu based (Unicorn) emulation

 [kudelskisecurity / radare2-fault-simulator](#) Public

- Radare2 based emulation

 [korkikian / ARCV2](#) Public

- Ghidra based emulation

Fault Models

- Practical fault injection is somewhat unpredictable (we don't know in advance which effects are achievable)
- Most common faults observed in various evaluations:
 - Instruction skipping
 - Register modification
- Those fault models can be emulated with Ghidra

Instruction Skipping Faults in AES-I28

- An instruction skipping fault

```
for inst_id in range(max_num_instructions):  
    executionAddress = emuHelper.getExecutionAddress()  
    inst = getInstructionAt(executionAddress)  
  
    if inst_id in fault_instr_index and fault_type == 'skip':  
        next_inst = inst.getNext()  
        next_addr = getInstructionContext().getAddress().getAddressableWordOffset()  
        emuHelper.writeRegister(emuHelper.getPCRegister(), next_addr)  
        continue  
  
    success = emuHelper.step(monitor)
```

Get the next instruction before emulating current

Update PC value with a next instruction address

Skip current instruction emulation

Instruction Skipping Faults in AES-128

```
Instruction skipping fault at 250 ram:800000b6 brne r3,0x4,0x800000a4  
Completed inst_id = 1450
```

Correct	Current	XOR
B7 8D A8 59	B7 8D A8 59	00 00 00 00
C3 70 D8 B4	C3 70 D8 B4	00 00 00 00
92 CA D0 E3	92 CA D0 E3	00 00 00 00
1E 69 26 A6	1E 69 26 A6	00 00 00 00

A fault at a not-taken branch
does not corrupt ciphertext

```
Instruction skipping fault at 700 ram:800001b4 asl_s r15,r15,0x2  
Completed inst_id = 1450
```

Correct	Current	XOR
B7 8D A8 59	9A FA 59 E3	2D 77 F1 BA
C3 70 D8 B4	77 9A B8 F6	B4 EA 60 42
92 CA D0 E3	46 C7 0B E8	D4 0D DB 0B
1E 69 26 A6	F4 7C 32 C9	EA 15 14 6F

A fault at early rounds totally
modifies a ciphertext

```
Instruction skipping fault at 1250 ram:800001c4 bmsk r5,r5,0x7  
Completed inst_id = 1450
```

Correct	Current	XOR
B7 8D A8 59	B7 8D 2C 59	00 00 84 00
C3 70 D8 B4	C3 7A D8 B4	00 0A 00 00
92 CA D0 E3	2D CA D0 E3	BF 00 00 00
1E 69 26 A6	1E 69 26 89	00 00 00 2F

A fault at latest steps results in
a required error pattern

Register Modification Fault in AES-128

- A register modification fault

```
inst          = getInstructionAt(executionAddress)
```

```
if inst_id in fault_instr_index and fault_type == '1bit':  
    num_operands = inst.getNumOperands()  
    reg0         = inst.getRegister(0)
```

```
if inst.getOperandRefType(0) == RefType.READ_WRITE and reg0:  
    prev_value = emuHelper.readRegister(reg0)  
    next_value = prev_value ^ 0x01  
    emuHelper.writeRegister(reg0, next_value)  
    up_value   = emuHelper.readRegister(reg0)
```



Read a register, update
its value and write back

Register Modification Fault in AES-128

```
Injecting 1-bit fault into instruction at 200 ram:800000ae add_s r3,r3,0x1
r3 = 00000004 (new) <- 00000005 (old)
Completed inst_id = 4000
```

Correct	Current	XOR
B7 8D A8 59	B7 8D A8 59	00 00 00 00
C3 70 D8 B4	C3 70 D8 B4	00 00 00 00
92 CA D0 E3	92 CA D0 E3	00 00 00 00
1E 69 26 A6	1E 69 26 A6	00 00 00 00

```
Injecting 1-bit fault into instruction at 700 ram:800001b4 asl_s r15,r15,0x2
r15 = 0000E2F8 (new) <- 0000E2F9 (old)
Completed inst_id = 1450
```

Correct	Current	XOR
B7 8D A8 59	3C C2 41 DA	8B 4F E9 83
C3 70 D8 B4	A2 A4 E3 C8	61 D4 3B 7C
92 CA D0 E3	80 84 F5 4E	12 4E 25 AD
1E 69 26 A6	16 0C 80 E6	08 65 A6 40

```
Injecting 1-bit fault into instruction at 1250 ram:800001c4 bmsk r5,r5,0x7
r5 = 00000049 (new) <- 00000048 (old)
Completed inst_id = 1450
```

Correct	Current	XOR
B7 8D A8 59	B7 8D 42 59	00 00 EA 00
C3 70 D8 B4	C3 09 D8 B4	00 79 00 00
92 CA D0 E3	F1 CA D0 E3	63 00 00 00
1E 69 26 A6	1E 69 26 3D	00 00 00 9B

A fault at certain instructions does not corrupt ciphertext but changes the number of emulated instructions

A fault at early rounds totally modifies the ciphertext (an instruction skipping at this address modifies a ciphertext as well)

A fault at latest steps results in a required error pattern

Application of Emulation

- Security testing

- Fuzzing:

- www.protect.airbus.com/blog/fuzzing-exotic-arch-with-afl-using-ghidra-emulator/

- Attacks on White-Box Cryptography:

- www.blackhat.com/docs/eu-15/materials/eu-15-Sanfelix-Unboxing-The-White-Box-Practical-Attacks-Against-Obfuscated-Ciphers-wp.pdf

- Functionality testing

- Algorithm optimisation

- Verification

Conclusions

- Ghidra emulation added to the list of fault injection tools
 - Faults: instruction skipping, register modification and others
- Ghidra ARCV2 support is released (and being worked on)
- Reversing and emulating a rare CPU architecture is feasible

Useful Links

- **Current work:**
<https://github.com/korkikian/ARCV2>
- **ARCompact:**
<https://github.com/niooss-ledger/ghidra>
- **SLEIGH description:**
<https://fossies.org/linux/ghidra/GhidraDocs/languages/html/sleigh.html>
- **Ghidra:**
<https://github.com/NationalSecurityAgency/ghidra>
- **Side-channel Marvels:**
<https://github.com/SideChannelMarvels>
- **Radare2 fault emulation:**
<https://github.com/kudelskisecurity/radare2-fault-simulator>
- **Riscure Fisim**
<https://github.com/Riscure/FiSim>

THANK YOU!

My contacts:

roman.korkikian@gmail.com

+41799062793

SONY is a registered trademark of Sony Corporation.

Names of Sony products and services are the registered trademarks and/or trademarks of Sony Corporation or its Group companies.

Other company names and product names are registered trademarks and/or trademarks of the respective companies.