GHIDRA FAULT EMULATION



Roman Korkikian, 15th of November 2022

About me and the team



SONY

- Independent contractor mostly working for Sony
- Specializing in side-channel analysis, fault attacks, crypto...
- >10 year of industrial experience, PhD

- Sony security team has +10 people to perform internal products analysis
- We work with devices and services (applications)
- The team is spread over the globe

Agenda

- Introduction and reasoning
- ARCv2 Ghidra support
- AES-128 ARCv2 Emulation
- AES-128 Fault Injection
- Conclusions

Introduction and reasoning

Start with Faults

- Faults are physical stresses (EM pulse or power glitch) that skip instruction, modify data, or cause another effect that can be used by an attacker
- ESP32 was intensively attacked by different people
 - Fault to bypass secure boot
 - Fault to bypass encryption process
 - Fault to read an encryption key from the OTP
- NRF52
- STM32
- and many other devices were reported to be vulnerable to faults



Project Objectives

- Often, we need to execute parts of the code when a device is not accessible (still in production or for other reasons)
- We needed a tool:
 - To emulate fault injection
 - To perform code fuzzing
 - To perform other analyses (RE, API calls, countermeasures check, etc.)
- Tool requirements:
 - Adding a new instruction set must be feasible (ARCv2)
 - A tool shall be used by people of different expertise

Tools Selection

7

	Ghidra OCO GHIDRA	Radare2	
Support emulation	+	+	+
Complexity to add new CPU	+	+/-	+/-
User-friendliness	+	+/-	+/-
Performance	+/-	+/-	+
Other functionality (RE, disassembly,)	+	+	+/-

The selection was made by implementing some instructions for $\ensuremath{\mathsf{ARCv2}}$

SONY

Ghidra

Ghidra is a reverse-engineering tool developed by NSA and released to public (and open source) usage:

- Ghidra has similar functionality as IDA Pro
- Open source with various features
- Integrates disassembly, decompiler and emulation facilities

Ghidra competes with **IDA Pro**, **radare2** and other reverse-engineering tools.

Adding ARCv2

ARCv2 Where to Find

- In my practice, I encountered twice with ARCv2 devices that were difficult to analyse due to a lack of tools:
 - This year IDA released ARCv2 decompilation (available as a separate module)
- ARCv2 CPUs are mainly used in special-purpose devices
 - STAR I 000P NVMe solid state drive (SSD) controller
 - Arbe Phoenix High-Resolution Imaging Radar chipset
- ... but also can be found in IoT/general microcontrollers:
 - EM9304 for Bluetooth 5.0 low energy enabled products
 - PLS10 ultra-low power integrated general-purpose MCU

Current State-of-the Art

- Nicolas IOOSS implemented ARCompact support for Ghidra
- Unfortunately, ARCv2 is extremely different from ARCompact



ARCompact is different from ARCv2

ARCompact

Different instructions

ABSS

Absolute with Saturation

ADDSDW

Signed Add with Saturation Dual Word

Different Auxiliary registers

ARCv2

Different instructions

AEX

Function

Swap contents of an auxiliary register with a core register.


ENTER_S

Function


Function Prolog Sequence


Different Auxiliary registers


0x38	Saved Normal Kernel Stack Pointer, AUX_KERNEL_SP	normal kernel stack swap register
0x39	Saved Secure User Stack Pointer, AUX_SEC_U_SP	Secure user stack swap register
0x3A	Saved Secure Kernel Stack Pointer, AUX_SEC_K_SP	Secure kernel stack swap register
0x3B	Saved Shadow Normal Stack Pointer, AUX_NSEC_SP	Saved shadow stack pointer register





Instructions into a decompiled C-code























- Ghidra ARCv2 ISA support includes more than 5500 lines of code:
 - 380 Sleigh-described instructions (to improve emulation speed, one instruction can have more than one description)
- The ARCv2 support can be found here: https://github.com/korkikian/ARCv2
- Please, keep in mind that this is a work in progress, perhaps some instructions or corner cases are not correctly supported:
 - F32_EXT5 class is not supported (DSP mostly)
 - F32_APEX class is only disassembled (those instructions can be customized)

Emulating ARCv2 Binary


How Ghidra Emulation Works

25



SONY

How Ghidra Emulation Works




Emulating ARCv2 Binary

- AES-128 cryptographic algorithm with an embedded key (white-box protection) and a constant plaintext was used for this presentation
- The AES-128 code can be compiled for any CPU (x64 example below)



The same code was compiled for ARCv2



AES-128 ARCv2 Disassembly



AES-128 ARCv2 Disassembly




- Ghidra decompilation looks alike with the initial C code
- Decompilation is achieved when the instructions are correctly described with Sleigh
- Complex instructions are more difficult to decompile, so optimise instructions as much as possible

- A python script that sets the initial CPU state:
 - Set stack pointer, program counter and registers
 - Initialize memory if needed
 - Define success conditions
- Then step by step execute disassembled instructions

for inst_id in range(max_num_instructions):
 executionAddress = emuHelper.getExecutionAddress()
 success = emuHelper.step(monitor)
 # Read CPU registers, memory, and perform other operations

• A script controls CPU registers and memory content at any emulation step



0 ram:80000368: e Stack	nter_s {r13,blink}	Instruction at the current address
1FFFFFA0: 0000000	00000000 00000000	0000000
1FFFFFB0: 0000000	0000000 0000000	00000000
1FFFFFC0: 0000000	0000000 0000000	00000000
1FFFFFD0: 000000	0000000 0000000	00000000
1FFFFE0: 000000	0000000 0000000	0000000
1FFFFF6: 000000	0 0000000 efbeadde	*babaedfe*
r0 = 0000000 r1 r4 = 0000000 r5 r8 = 00000000 r9 r12 = 00000000 r13 r16 = 00000000 sp blink = DEADBEEF C = 0000000 V	= 00000000 = 00000000 = 00000000 = FEEDBABA = 1FFFFFF8 (new) - 200000 = 00000000 N = 00000000	$r^{2} = 0000000 r^{3} = 0000000 r^{3}$ $r^{6} = 0000000 r^{7} = 0000000 r^{10} = 0000000 r^{11} = 00000000 r^{14} = 00000000 r^{15} = 00000000 r^{14} = 00000000 r^{15} = 00000000 r^{16} = 000000000 r^{16} = 00000000000000000000000000000000000$


32


	<pre>enter_s {r13,blink}</pre>		CPU stack
Stack			•
1FFFFA0: 00000	000 0000000 0000000	00000000	• • • • • • • • • •
1FFFFB0: 00000	000 000000 0000000	0000000	• • • • • • • • • •
1FFFFC0: 00000	00000000 0000000 000	0000000	
1FFFFFD0: 00000	000 000000 0000000	0000000	
1FFFFE0: 00000	000 000000 0000000	0000000	
1FFFFF0: 00000	000 0000000 efbeadde	*babaedfe*	
r0 = 00000000 r1	= 0000000	r2 = 0000000	0 r3 = 00000000
r4 = 00000000 r5	= 0000000	r6 = 000000	0 r7 = 00000000
r8 = 00000000 r9	= 0000000	r10 = 0000000	0 r11 = 00000000
r12 = 00000000 <mark>r1</mark>	3 = FEEDBABA	r14 = 0000000	0 r15 = 00000000
r16 = 00000000 sp	= 1FFFFF8 (new) - 20000	000 (old)	
blink = DEADBEEF			
C = 00000000 V	= 00000000 N = 0000000	0 Z = 0000000	
• • •			

0 ram:80000368: enter_s {r13,blink} Stack 1FFFFFA0: 00000000 00000000 00000000 00000000 1FFFFB0: 00000000 00000000 00000000 00000000 1FFFFFC0: 00000000 00000000 00000000 00000000 1FFFFD0: 00000000 00000000 00000000 00000000 1FFFFFE0: 00000000 00000000 00000000 00000000 CPU registers 1FFFFF6: efbeadde *babaedfe* 00000000 00000000 = 0000000 r1= 00000000= 0000000 r3= 00000000 r0 r2 = 0000000 r5= 0000000000000000 r7 = 00000000r4 r6 = r8 = 0000000 r9= 00000000r10 = 00000000 r11 = 00000000r12 = 0000000 r13= FEEDBABA r14 = 0000000 r15 = 0000000r16 = 0000000 sp= 1FFFFF8 (new) - 20000000 (old) blink = DEADBEEF = 00000000 V= 0000000 N = 00000000 Z = 00000000 \mathbf{C} . . .


35

0 ram:80000368: enter_s {r13,blink} Stack 1FFFFFA0: 00000000 00000000 00000000 00000000 1FFFFB0: 00000000 00000000 00000000 00000000 1FFFFFC0: 00000000 00000000 00000000 00000000 1FFFFD0: 00000000 00000000 00000000 00000000 **1FFFFF0**: 00000000 00000000 00000000 00000000 1FFFFF6: efbeadde *babaedfe* 00000000 00000000 = 0000000 r1= 00000000= 0000000 r3= 00000000 r0 r2 = 00000000 = 0000000 r5r6 00000000 r7 = 00000000r4 = r8 = 0000000 r9= 00000000 r10 = 00000000 r11 = 00000000r12 = 0000000 r13FEEDBABA r14 = 0000000 r15 = 0000000 $r16 = 0000000 s_{0}$ = 1FFFFF8 (new) - 20000000 (old) blink = DEADBEEF = 00000000 N = 00000000 Z= 00000000 V= 00000000C . . . Registers used by the current instruction SONY






. . .



. . .

CodeBrowser: LR1110_ROM:/zephyr.elf		- 0
Edit Analysis Graph Navigation Search Select	land tank Weeke Hep DILETX TV Hep 10 mm (α ∧ 0 Mm (α mm (α ∧ 0 Mm (α mm (α + 0 mm (α	
	X N Lange solve of	S & 2 &
man Trees	10340 62 62 entel_s (115,0111k) -034a a8 cl sub_s sp,0x20 -034c 28 45 mov_s rl3,ctext_uint8 -034e 83 41 mov_s ctext_uint8,sp -0350 4a 0d cf ff bl ConvertTo_uint32 -0356 83 40 mov_s ptext_uint8,sp -0358 6e 0d cf ff bl Cipher_uint32 -035c al 41 mov_s ctext_uint8,rl3 -035c al 41 mov_s ctext_uint8,rl3 -035c al 41 mov_s ctext_uint8,rl3 -035c al 40 mov_s ctext_uint8,rl3 -035c al 41 mov_s ctext_uint8,rl3 -035 cl 0 convertTo_uint8(austack24,ctext_uint8);	
iperMonager ▼ X > 1 1 1 N K ⊂ Mich Y and Mich Y and merc_ab	<pre> *********************************</pre>	e ciphertext
9		10000366 Color until Tiere + 0.13366.ccf



40


Fault Injection Into AES-128 ARCv2

Attacks on White-Box Crypto

- White-Box Cryptography mathematically hides the master key into the operations/tables
- Three types of attacks are possible:
 - Differential Fault Attacks (emulation or instrumentation)
 - Reverse engineering + mathematical attacks (collisions and others)
 - Differential Computation Analysis side-channels for WBC (emulation or instrumentation)

Attacks on White-Box Crypto

- WBC can not change AES structure: Sbox, ShiftRows and MixColumn are present in the code
- One byte before the last MixColumn operation is the simplest fault attack



State-of-the-Art Tools for WBC




Side-Channel Marvels SCA-related projects

- Dynamic binary instrumentation (Intel PIN, Valgrind)
- One of the most popular tools (Philippe Teuwen)



- Qemu based (Unicorn) emulation

kudelskisecurity / radare2-fault-simulator
 Radare2 based emulation



Fault Models

- Practical fault injection is somewhat unpredictable (we don't know in advance which effects are achievable)
- Most common faults observed in various evaluations:
 - Instruction skipping
 - Register modification
- Those fault models can be emulated with Ghidra

Instruction Skipping Faults in AES-128

An instruction skipping fault

for inst_id in range(max_num_instructions):
 executionAddress = emuHelper.getExecutionAddress()
 inst = getInstructionAt(executionAddress)
Get the next instruction
before emulating current

next instruction address

Skip current instruction emulation

success = emuHelper.step(monitor)

SONY

Instruction Skipping Faults in AES-128

Completed inst	_id = 1450			A fault at a not-taken branch
Correct	Current	XOR		does not corrupt ciphertext
B7 8D A8 59	B7 8D A8 59	00 00 00 00		does not contapt cipiter text
C3 70 D8 B4	C3 70 D8 B4	00 00 00 00		
92 CA DO E3	92 CA DO E3	00 00 00 00		
1E 69 26 A6	1E 69 26 A6	00 00 00 00		
Instruction s	kipping fault at 7	00 ram:800001b4 asl_s ri	15,r15,0x2	
Completed ins	t_id = 1450			A fault at early rounds totally
Correct	Current	XOR		
B7 8D A8 59	9A FA 59 E3	2D 77 F1 BA		modifies a ciphertext
C3 70 D8 B4	77 9A B8 F6	B4 EA 60 42		I
92 CA DO E3	46 C7 OB E8	D4 OD DB OB		
1E 69 26 A6	F4 7C 32 C9	EA 15 14 6F		
Instruction s	kipping fault at	1250 ram:800001c4 bmsk	r5,r5,0x7	
Completed ins	st_id = 1450			A fault at latest steps results in
Correct	Current	XOR		a required error pattern
B7 8D A8 59	B7 8D 2C 59	00 00 84 00		a required error pattern
C3 70 D8 B4	C3 7A D8 B4	00 0A 00 00		
		BF 00 00 00		
92 CA D0 E3	2D CA D0 E3			

SONY

Register Modification Fault in AES-128

A register modification fault

inst = getInstructionAt(executionAddress)

```
if inst_id in fault_instr_index and fault_type == '1bit':
    num_operands = inst.getNumOperands()
    reg0 = inst.getRegister(0)
```

if inst.getOperandRefType(0) == RefType.READ_WRITE and reg0:
 prev_value = emuHelper.readRegister(reg0)
 next_value = prev_value ^ 0x01
 emuHelper.writeRegister(reg0, next_value)
 up_value = emuHelper.readRegister(reg0)

Register Modification Fault in AES-128

Injecting 1-bit fault into instruction at 200 ram:800000ae add_s r3,r3,0x1
r3 = 00000004 (new) <- 00000005 (old)
Completed inst_id = 4000</pre>

	Coi	rec	ct		(Cui	rer	nt		XOR			
	В7	8D	A 8	59	I	37	8D	A 8	59	00	00	00	00
	C3	70	D8	В4	(23	70	D8	В4	00	00	00	00
	92	CA	DO	E3	9	92	CA	D0	E3	00	00	00	00
l	1E	69	26	A 6		1E	69	26	A 6	00	00	00	00

Injecting 1-bit fault into instruction at 700 ram:800001b4 asl_s r15,r15,0x2
r15 = 0000E2F8 (new) <- 0000E2F9 (old)
Completed inst_id = 1450</pre>

Co	rred	ct		Cu	rrei	nt		XOR			
В7	8D	A 8	59	3C	C2	41	DA	8B	4F	Е9	83
C3	70	D8	В4	A2	A4	E3	C 8	61	D4	3B	7C
92	CA	D0	E3	80	84	F5	4E	12	4E	25	AD
1E	69	26	A 6	16	0C	80	E6	08	65	Aб	40

Injecting 1-bit fault into instruction at 1250 ram:800001c4 bmsk r5,r5,0x7
r5 = 00000049 (new) <- 00000048 (old)
Completed inst_id = 1450</pre>

Correct Current X	OR
B7 8D A8 59 B7 8D 42 59	00 00 EA 00
C3 70 D8 B4 C3 09 D8 B4	00 79 00 00
92 CA DO E3 F1 CA DO E3	63 00 00 00
1E 69 26 A6 1E 69 26 3D	00 00 00 9B

A fault at certain instructions does not corrupt ciphertext but changes the number of emulated instructions

A fault at early rounds totally modifies the ciphertext (an instruction skipping at this address modifies a ciphertext as well)

A fault at latest steps results in a required error pattern

Application of Emulation

Security testing

Fuzzing:

www.protect.airbus.com/blog/fuzzing-exotic-arch-with-afl-using-ghidra-emulator/

Attacks on White-Box Cryptography:

www.blackhat.com/docs/eu-15/materials/eu-15-Sanfelix-Unboxing-The-White-Box-Practical-Attacks-Against-Obfuscated-Ciphers-wp.pdf

Functionality testing

- Algorithm optimisation
- Verification

Conclusions

- Ghidra emulation added to the list of fault injection tools
 - Faults: instruction skipping, register modification and others
- Ghidra ARCv2 support is released (and being worked on)
- Reversing and emulating a rare CPU architecture is feasible

Useful Links

- Current work: https://github.com/korkikian/ARCv2
- ARCompact: https://github.com/niooss-ledger/ghidra
- SLEIGH description: https://fossies.org/linux/ghidra/GhidraDocs/languages/html/sleigh.html
- Ghidra: https://github.com/NationalSecurityAgency/ghidra
- Side-channel Marvels: https://github.com/SideChannelMarvels
- Radare2 fault emulation: https://github.com/kudelskisecurity/radare2-fault-simulator
- Riscure Fisim https://github.com/Riscure/FiSim

THANKYOU!

My contacts:

roman.korkikian@gmail.com +41799062793

SONY is a registered trademark of Sony Corporation.

Names of Sony products and services are the registered trademarks and/or trademarks of Sony Corporation or its Group companies.

Other company names and product names are registered trademarks and/or trademarks of the respective companies.